
1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT
24
SSTE32882HLB
7201/14
SSTE32882HLB
1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT
COMMERCIAL TEMPERATURE
DC Current Specifications
Operating Electrical Characteristics
Symbol
Parameter1
1
The RESET and MIRROR inputs of the device must be held at valid voltage levels (not floating) to ensure proper device
operation. The differential inputs must not be floating unless RESET is LOW.
Conditions
Min
Typ2
2
All typical values are at VDD = 1.5V, TA = 25°C.
Max
Unit
II
Input current
RESET, MIRROR, VI =VDD or GND
±5
A
QCSEN input current
QCSEN, VI =VDD or GND
-150
5
IID
Input current
Data inputs3, VI =VDD or GND
3
DCKEn, DODTn, DAn, DBAn, DRAS, DCAS, DWE, DCSn, PAR_IN are measured while RESET is pulled LOW.
±5
A
CK, CK4; VI =VDD or GND
4
The CK and CK inputs have pull-down resistors in the range of 10K
to 100K.
-5
150
A
IOH
HIGH-level output current
Qn5
5
Qn = QxAn, QxCSn, QxCKEn, QxODTn, QxRAS, QxCAS, QxWE, and QxBAn.
-11
mA
Yn, Yn, FBOUT, FBOUT
-11
mA
IOL
LOW-level output current
11
mA
Yn, Yn, FBOUT, FBOUT
11
mA
ERROUT
25
mA
IDD6
6
The supply current is measured as the total current consumption on the AVDD, PVDD, and VDD supply current pins. Io = 0.
Static standby current
RESET = GND and CK = CK = VIL(AC)5
mA
Low-Power Static Operating
RESET =VDD and CK = CK = VIL(AC), MIRROR =
VDD, DCS[1:0] = [0,1]
15
mA
ICCD
Dynamic operating -- input clock
only; active outputs
RESET =VDD, MIRROR = VDD, VI = VIH(AC) or
VIL(AC), RC0[DBA0]=0, RC0[DBA1]=0, CK and CK
switching 50% duty cycle, IO = 0, DCS0 = L, DCS1 =
H. VDD = VDDMAX
68
A/MHz
Dynamic operating -- per each data
input
RESET =VDD, MIRROR = VDD, VI = VIH(AC) or
VIL(AC), CK and CK switching 50% duty cycle. One
data input switching at one half clock frequency, 50%
duty cycle; RC0[DBA0]=0, RC0[DBA1]=0, IO = 0,
DCS0 = L, DCS1 = H. VDD = VDDMAX
16
A/Clock
MHz/
D Input